某同学设计的vhdl部分源码如下,试问下述描述正确的是 ---------------------------------------------------------------------------- signal icnt: std_logic_vector (2 downto 0):="000"; ------------------------------------------------------------------------ process (clk) begin if (clk 'event and clk = '1') then icnt <= icnt 1; end if; end process; -----------------------------------------------------------------